

AMD IN HPC

***André Heidekrueger
HPC Presales Engineer
AMD EMEA***

November 2011




AMD IN TOP 500 – JUNE 2011 LIST

- 22 of the 50 fastest supercomputers on the [TOP500](#) list are using AMD's CPU and/or GPU technology.
- 66 systems on the TOP500 are powered by AMD Opteron™ processors, and some new ones coming soon



THE DIE | Photograph



THE DIE | Floorplan (315 mm²)



COMPUTE UNIT - OPTIMIZED PERFORMANCE/WATT

Leadership Multi-Threaded Micro-Architecture

Full Performance From Each Core

- Dedicated execution units per core
 - Up to 128 Instructions/Core in flight/Cycle/Core
- No shared execution units as with SMT

High Frequency / Low-Power Design

- Core Performance Boost
 - “Boosts” frequency of cores when available power allows
 - No idle core requirement
- Power efficiency enhancements
 - Significantly reduced leakage power
 - 32nm, Hi-K metal gate
 - More aggressive dynamic power mgt
 - Memory Power Capping
 - Northbridge P-States

Virtualization Enhancements


- Faster switching between VMs
 - TLB Flush by ASID, VM State Caching, Decode Assists
- AMD-V extended migration support

Shared Double-sized FPU

- Amortizes very powerful 256-bit unit across both cores
 - Includes FMAC

Improved IPC


- Micro-architecture and ISA enhancements
 - SSE4.1/4.2, AVX 1.0/1.1, SSSE3, AES, LWP, XOP, FMA4
 - Independent Core/FP Schedulers, Deeper Buffers, Larger Caches, Branch Fusion, Aggressive Pre-fetching, High Degree of Thread Concurrency Throughout



AMD OPTERON™ 6200 SERIES PROCESSOR (“INTERLAGOS”)

**Multi- Chip
Module (MCM)
Package**

**Same platform as
AMD Opteron™ 6100
Series processor.**



A BROAD PORTFOLIO OF "INTERLAGOS" PRODUCTS



Four Core AMD
Opteron™ 6200
Series Processors

Huge memory
bandwidth per core



Eight Core AMD
Opteron™ 6200
Series Processors

Blend of cores and
memory with an
edge on memory
bandwidth



Twelve Core AMD
Opteron™ 6200
Series Processors

Blend of cores and
memory with a little
more computation
muscle



Sixteen Core AMD
Opteron™ 6200
Series Processors

The industry's only
16-core x86 processor
for massive thread
density

FLEX FP: MORE FLEXIBLE TECHNICAL PROCESSING

More performance and new instruction support

Runs SSE and AVX simultaneously

- No processing penalty for simultaneous execution

Executes two SSE or AVX (128-bit) instructions simultaneously or one AVX (256-bit) instruction per Bulldozer module


- Wider range of FP processing capabilities than competition

Processes calculations in a single cycle using FMA4* and XOP instructions

- Executes more instructions in fewer cycles than competition

Uses dedicated floating point scheduler


- No waiting on integer scheduler to run instructions
- Designed to be always available to schedule floating point operations



*FMA4 can execute an FMA4 execution ($a=b+c*d$) in one cycle vs. 2 cycles that would be required for FMA3 or standard SSE floating point calculation.

FLEX FP

	AMD Opteron™ 6100 Series FPU	Intel Sandy Bridge	AMD Opteron™ 6200 Series FlexFP
Execute 128-bit FP	✓	✓	✓
Support SSSE3, SSE4.1, SSE4.2		✓	✓
Execute 128-bit AVX		✓	✓
Execute 256-bit AVX		✓	✓
Execute two 128-bit SSE or AVX ADD instructions in 1 cycle			✓
Execute two 128-bit SSE or AVX MUL instructions in 1 cycle			✓
Switch between SSE and AVX instructions without penalty			✓
Execute FMA operations (A=B+C*D)			✓
Supports XOP			✓
FLOPs per cycle (128-bit FP)	48	32	64
FLOPS per cycle (128-bit AVX)	-	32	64
FLOPS per cycle (256-bit AVX)	-	64	64



Two 128-bit FMACs shared per module, allowing for dedicated 128-bit execution per core or shared 256-bit execution per module

Sandybridge information from <http://software.intel.com/en-us/avx/>

NEW “BULLDOZER” INSTRUCTIONS

Instructions	Applications/Use Cases
SSSE3, SSE4.1, SSE4.2 (AMD and Intel)	<ul style="list-style-type: none">• Video encoding and transcoding• Biometrics algorithms• Text-intensive applications
AESNI PCLMULQDQ (AMD and Intel)	<ul style="list-style-type: none">• Application using AES encryption• Secure network transactions• Disk encryption (MSFT BitLocker)• Database encryption (Oracle)• Cloud security
AVX (AMD and Intel)	Floating point intensive applications: <ul style="list-style-type: none">• Signal processing / Seismic• Multimedia• Scientific simulations• Financial analytics• 3D modeling
FMA4 (AMD Unique)	HPC applications
XOP (AMD Unique)	<ul style="list-style-type: none">• Numeric applications• Multimedia applications• Algorithms used for audio/radio

Software that currently supports **SSSE3, SSE4.1, SSE4.2, AESNI, and AVX** should run on “Bulldozer.”

- No recompile of code if the software only checks ISA feature bits
- Recompile needed if software also checks for processor type

For FMA4 or XOP, software will need to be written to call specific instructions or be compiled with a compiler that will automatically generate code that leverages these instructions.

COMPILER SUPPORT

AMD Opteron™ 6200 Series Processors

Compiler	Status	Support for SSSE3, SSE4.1/4.2, AVX (Intel and AMD)	Support for FMA4, XOP (AMD)	Options to auto generate code with new instruction support
Microsoft Visual Studio 2010 SP1	Available	Yes	Yes	No
GCC 4.5, 4.6	Available	Yes	Yes	Yes
Open64 4.2.5	Available	Yes	Yes	Yes
PGI 11.6, 11.7	Available	Yes	No	Yes (for SSSE3, SSE4.1/4.2, AVX)
PGI 11.9	In Development	Yes	Yes	Yes
ICC 12*	Available	Yes (but ICC runtime fails on AMD processors)	No	Yes (but ICC runtime fails on AMD processors)

*Intel has an `-mAVX` flag which is designed to run on any x86 processor; however, the ICC runtime makes assumptions about cache line sizes and other parameters that causes code not to run on AMD processors



ACML SUPPORT / A CLOSER LOOK

AMD Opteron™ 6200 Series Processors

	Linear Algebra	Fast Fourier Transforms (FFT)	Others	Compiler Support
ACML 5.0 (Aug 2011) <i>Alpha available NOW</i>	<ul style="list-style-type: none">• SGEMM (single precision)• DGEMM (double precision)• L1 BLAS	<ul style="list-style-type: none">• Complex-to-Complex (C-C) single precision FFTs	<ul style="list-style-type: none">• Random Number Generators• AVX compiler switch for Fortran	<ul style="list-style-type: none">• Alpha support for gcc 4.6 and Open64 4.2.5• PGI 11.8 and ICC 12 added with ACML 5.0 production release• Cray to begin deployment of ACML with their compiler with ACML 5.0
ACML 5.1 (Dec 2011)	<ul style="list-style-type: none">• CGEMM (complex single decision)• ZGEMM (complex double precision)	<ul style="list-style-type: none">• Real-to-complex (R-C) single precision FFTs• Double precision C-C and R-C FFTs		All compilers listed for ACLM 5.0 will be supported


For additional information on ACML, go to:

<http://developer.amd.com/libraries/acml/pages/default.aspx>



UP TO 33% MEMORY THROUGHPUT INCREASE*

AMD Opteron™ 6200 Series Processors



- New redesigned Northbridge controller
- 1600 MHz DDR-3 support
- LR-DIMM support
- 1.25V LV-DDR3 support
- New memory power management features:
 - Aggressive power down
 - Partial channel power down
 - And memory power capping

*Based on measurements by AMD labs as of 8/9/11. Comparison is AMD Opteron 6200 Series with DDR3-1600 vs. AMD Opteron 6100 Series with DDR3-1333. See substantiation section for config info.




POWER EFFICIENCY OVERVIEW

Consistent Power and Thermals



AMD Opteron™ 6200 Series fits into the same general thermal range as previous generation

Reduces processor power at idle by up to 46%*



C6 power state

Shuts down clocks and power to idle cores


Enables more control for IT



TDP Power Cap

Set thermal design power (TDP) to meet power and workload demands for more flexible, denser deployments

Intelligent Circuit Design



Minimizes the number of active transistors for lower power and better performance


*See processor power savings slide in substantiation section



POWER MANAGEMENT / P-states, AMD Turbo CORE

Core P-states specify multiple frequency and voltage points of operation


- Higher frequency P-states deliver greater performance but require higher voltage and thus more power
- The hardware and operating system vary which P-state a core is in to deliver performance as needed, but use lower frequency P-states to save power whenever possible



AMD Turbo CORE: when the processor is below its power/thermal limits the frequency and voltage can be boosted above the normal maximum and stay there until it gets back to the power/thermal limits




OVERVIEW OF P-STATES, APM, AND LIMITS




AMD TURBO CORE TECHNOLOGY


Base frequency with TDP headroom



All core boost activated (300 to 500MHz)



Max turbo activated (up to 1GHz, half cores)



All Core Boost

When there is TDP headroom in a given workload, AMD Turbo CORE technology is automatically activated and can increase clock speeds by 300 to 500 MHz across **all cores**.

Max Turbo Boost

When a lightly threaded workload sends half the Bulldozer modules into C6 sleep state but also requests max performance, AMD Turbo CORE technology can increase clock speeds by up to 1 GHz across **half the cores**.

“BULLDOZER” POWER: TDP POWER CAP

Power Capping Power Thresholds¹

Can allow the user to set the maximum processor power ceiling via BIOS² or APML³.



What's the Benefit?

- More control over power settings
- Flexibility to set power limits without capping CPU frequencies⁴

¹Planned support in “Bulldozer” processors

²For platforms where TDP power capping feature is enabled in the system BIOS

³For platforms that have designed in APML platform support


⁴TDP power capping can still allow the processor to operate a maximum specified frequency

REDUCING POWER LEAKAGE

ENHANCED NEAR ZERO POWER CORE STATE WITH "C6"

AMD Opteron 6100 & 4100 Series Processors


Single power plane, all cores powered at all times



Voltage is reduced but still applied to cores resulting in leakage / static power


'Interlagos' & 'Valencia' Processors

Single power plane, but each module can be turned on and off



Voltage is gated off to virtually remove all core static power / leakage

“BULLDOZER” POWER: C6 POWER STATE



¹Planned support in “Bulldozer” processors



GENERATIONAL COMPARISONS

	AMD Opteron™ 6100 Series Processors 	AMD Opteron™ 6200 Series Processors 
Cores	8 or 12 core	4, 8, 12 or 16 core
Cache (L2 per core / L3 per die)	512KB / 6MB	2MB (shared between 2 cores) / 8MB
Memory Channels and speed	four; up to 1333MHz	four; up to 1600MHz
Floating point capability	128-bit FPU per core (FADD/FMUL)	128-bit dedicated FMA4 per core or 256-bit AVX shared between 2 cores
Integer Issues Per Cycle	3	4
Turbo CORE Technology	No	Yes (+500MHz with all cores active)
Power (ACP)	65W, 80W, 105W	TBD (planned 65W, 80W, 105W)
New Instruction Sets		SSSE3, SSE 4.1/4.2, AVX, AES, FMA4, XOP, PCLMULQDQ
Power Gating	AMD CoolCore™, C1E	AMD CoolCore™, C1E, C6
Process / Die Size	45nm SOI	32nm SOI (smaller overall die size)
Performance		35% higher processing throughput*

The above reflect current expectations regarding features and performance and is subject to change.

*Based on pre-production measurements by AMD labs as of 8/9/11 and comparison of top bin AMD Opteron™ 6200 Series processors to top bin AMD Opteron 6100 Series processors



PERFORMANCE EFFICIENCY TODAY: AMD'S HPC PRODUCT PORTFOLIO

Energy efficient CPU and discrete GPU processors focused on addressing the most demanding HPC workloads



Multi-core x86 Processors

- Outstanding Performance
- Superior Scalability
- Enhanced Power Efficiency



ATI FirePro™ Professional Graphics

- 3D Accelerators For Visualization
- Full support for GPU computation with OpenCL




AMD FireStream™ GPU Accelerators

- Optimized for server integration
- Single-slot and dual-slot form factors
- Industry standard OpenCL SDK

**AMD Accelerated
Parallel Processing
TECHNOLOGY**

A CASE FOR SERVER FUSION - EXASCALE

- Current trajectory puts traditional x86 computing at just over 20Pflops by 2018
- A data center that could achieve an exaflop in 2018 using only x86 processors would consume over 3TW
- To achieve exascale capability by 2018, x86 performance would need to increase by 2x each year, starting in 2010




EXAFLOP

Heterogeneous compute required to bridge the gap

Homogeneous x86 compute hits a wall

HIGH EFFICIENCY LINPACK IMPLEMENTATION ON AMD MAGNY COURS + AMD 5870 GPU

System GFLOPS



- GPU DFPF Peak: 544 GFLOPS
- GPU DGEMM kernel: 87% of Peak
2.5 GFLOPS/W

HPL code:


<http://code.compeng.uni-frankfurt.de/>

- Node DFPF Peak: 745.6 GFLOPS
- Linpack efficiency: 75.5% of Peak
- Linpack scaling across 4 nodes: 70% of Peak

WORLD'S FIRST HPC CLUSTER BASED ON FUSION APUS

Penguin Computing has successfully installed the world's first HPC cluster powered by AMD accelerated processing units (APUs) at Sandia National Labs in Albuquerque, New Mexico.


The [Altus A2A00 system](#) comprises 104 servers powered by A-series Fusion Llano APUs (one chip per server) with four x86 cores and 320/400 stream processors that are interconnected through a QDR Infiniband fabric. It delivers a theoretical peak performance of **59.6TFLOPs**. The Altus 2A00 was specifically designed by Penguin Computing, in partnership with AMD, to support the AMD Fusion APU architecture. It is the world's first Fusion APU system in a rack mountable chassis in a 2U form factor.



Penguin Altus 2A00
Leverage AMD's APU architecture for HPC




NOW THE AMD FUSION™ ERA OF COMPUTING BEGINS



- APU: Fusion of CPU & GPU compute power within one processor
- High-bandwidth I/O


GRAPHICS AND MEDIA PROCESSING EFFICIENCY IMPROVEMENTS

2010 IGP-based Platform



Bandwidth pinch points and latency hold back the GPU capabilities

2011 APU-based Platform




- 3X bandwidth between GPU and memory
- Even the same sized GPU is substantially more effective in this configuration
- Eliminate latency and power associated with the extra chip crossing
- Substantially smaller physical foot print




ACCELERATED DATA PARALLEL PROCESSING CAPABILITIES

- APU bandwidth enhancements not only improve traditional graphics, but also data parallel compute effectiveness
- Both GPUs cooperate on graphics and compute
- OpenCL 1.1 and DirectCompute compliant in both the APU and the optional discrete GPU
- AMD Fusion Experience Fund is helping to fuel the application developer community




INTRODUCING OPENCL™

***The open standard for parallel programming
across heterogeneous processors***



IT'S A HETEROGENEOUS WORLD


- Heterogeneous computing
 - The new normal
- Many CPU's – 2, 4, 8, ...
- Very many GPU processing elements – 100's
- Different vendors, configurations, architectures
- The multi-million dollar question
 - How do you avoid developing and maintaining different source code versions?



WHAT IS OPENCL™

- Industry Standard
- Open Standard
- Cross Platform
- Multi-Vendor

- Royalty Free
- Broad ISV Support




OpenCL™ is a programming framework for heterogeneous compute resources



- Initial proposal made by Apple
 - A broad diversity of industry perspectives
 - Processor vendors, application developers, system OEMs, tool vendors, ...





HELLO WORLD - HOST PROGRAM

```
// create the OpenCL context on a GPU device
cl_context = clCreateContextFromType(0,
    _CL_DEVICE_TYPE_GPU, NULL, NULL, NULL);

// get the list of GPU devices associated with context
clGetContextInfo(context, CL_CONTEXT_DEVICES, 0,
    NULL, &cb);

devices = malloc(cb);

clGetContextInfo(context, CL_CONTEXT_DEVICES, cb,
    devices, NULL);

// create a command-queue
cmd_queue = clCreateCommandQueue(context, devices[0],
    0, NULL);

memobjs[0] = clCreateBuffer(context, CL_MEM_WRITE_ONLY,
    sizeof(cl_char)*strlen("Hello World"), NULL,
    NULL);

// create the program
program = clCreateProgramWithSource(context, 1,
    &program_source, NULL, NULL);

// build the program
err = clBuildProgram(program, 0, NULL, NULL, NULL,
    NULL);

// create the kernel
kernel = clCreateKernel(program, "vec_add", NULL);

// set the args values
err = clSetKernelArg(kernel, 0, (void *) &memobjs[0],
    sizeof(cl_mem));

// set work-item dimensions
global_work_size[0] = strlen("Hello World");

// execute kernel
err = clEnqueueNDRangeKernel(cmd_queue, kernel, 1,
    NULL, global_work_size, NULL, 0, NULL, NULL);

// read output array
err = clEnqueueReadBuffer(cmd_queue, memobjs[0],
    CL_TRUE, 0, strlen("Hello World") * sizeof(cl_char),
    dst, 0, NULL, NULL);
```



HELLO WORLD - HOST PROGRAM

```
// create the OpenCL context on a GPU device
cl_context = clCreateContextFromType(0,
```

Define platform and queues

```
// get the list of GPU devices associated with context
clGetContextInfo(context, CL_CONTEXT_DEVICES, 0,
                 NULL, &cb);

devices = malloc(cb);

clGetContextInfo(context, CL_CONTEXT_DEVICES, cb,
                 devices, NULL);

// create a command-queue
cmd_queue = clCreateCommandQueue(context, devices[0],
                                  0, NULL);
```

Define Memory objects

```
CL_MEM_COPY_HOST_PTR, sizeof(cl_char)*strlen("Hello
World"), srcA, NULL);}

// create the program
program = clCreateProgramWithSource(context, 1,
                                     &program_source, NULL, NULL);
```

Create the program

```
// Build the program
err = clBuildProgram(program, 0, NULL, NULL,
                    NULL);
```

Create and setup kernel

```
// set the args values
err = clSetKernelArg(kernel, 0, (void *) &memobjs[0],
                     sizeof(cl_mem));

// set work-item dimensions
global_work_size[0] = n;

// execute kernel
err = clEnqueueNDRangeKernel(cmd_queue, kernel, 1,
                              NULL, global_work_size, NULL, 0, NULL, NULL);
```

```
// read output array
err = clReadBuffer(cmd_queue, memobjs[0], CL_TRUE,
                  0, n*4, &dstA);
```


Execute the kernel

Read results on the host

- Dual graphics engines
- VLIW4 core architecture
- Fast 256-bit GDDR5 memory interface
 - Up to 5.5 Gbps


HD 6970

- 1536 Stream Processors
- 2.7 TFLOPs SP
- 683 GFLOPs DP



CORE DESIGN

- VLIW4 thread processors
 - 4-way co-issue
 - All stream processing units have equal capabilities
 - Special functions (transcendentals) occupy 3 of 4 issue slots



EXPOSING PARALLELISM

C function

```
for (int i = 0; i < 24; i++)  
{  
    Y[i] = a*X[i] + Y[i];  
}
```

- Serial execution, one iteration after the other



EXPOSING PARALLELISM

C function

```
for (int i = 0; i < 24; i++)  
{  
    Y[i] = a*X[i] + Y[i];  
}
```

- Serial execution, one iteration after the other

OpenCL kernel

```
__kernel void  
saxpy(const __global float * X,  
       __global float * Y,  
       const float a)  
{  
    uint i = get_global_id(0);  
    Y[i] = a* X[i] + Y[i];  
}
```

- Parallel execution, multiple iterations at the same time

WORK ITEM

- Think of work item as a parallel “thread” of execution

Work items

1 saxpy operation per iteration
=
1 saxpy operation per work item



0 1 2 ... 10 11 ... 22 23

```
for (int i = 0; i < 24; i++)  
{  
    Y[i] = a*X[i] + Y[i];  
}
```


```
uint i = get_global_id(0);  
Y[i] = a * X[i] + Y[i];
```




WORK GROUP

Divide the execution domain into groups

Can exchange data and synchronize inside a group




MEMORY SPACES




MAPPING WORK-GROUPS ON GPUS


- Work-groups with multiple wavefronts → all wavefronts in same work-group scheduled on same SIMD
- Work-group size should be integral multiple of wavefront size
- (Advanced) Tip: When possible, pass work-group size at OpenCL kernel compile time




EXECUTION ON GPUS



MAPPING WORK-GROUPS ON CPUS




EXECUTION ON CPU



***PERFORMANCE
DEVELOPER
TOOLS***

DEVELOPER TOOLS SUITE




- OpenCL 1.1
- Windows 7, Linux
 - Apple OpenCL support thru MacOS
- Hardware Support
 - Fusion APUs
 - Discrete GPUs (Evergreen N Islands + ...)
 - X86 (SSE3, SSE4. XOP, FMA4)
- Khronos (khr) OpenCL extensions
 - Atomics
 - Images
 - GL Sharing
 - D3D10 Sharing
 - Bytes / shorts
 - Device fission (CPU)
 - FP64 (double precision) (CPU/GPU - Cypress)
- AMD (amd) OpenCL extensions
 - FP64 (double precision)
 - Media Ops (SAD, Pack, Unpack,...)
 - Printf
 - Popcnt
- OpenVideo Decode UVD (Windows 7)
- Multi-GPU (Windows 7)
- FFT and BLAS-3 Libraries
- Binary Image Format / Offline Compile
- Developer Tool Suite (Later slides)
 - Debugger, Profiler, Optimizers
- Graphics Driver releases
 - OpenCL run-time available by default in Catalyst driver builds (Windows)
 - Silent install (Windows)



gDEBugger V5.8

- OpenCL and OpenGL API level Debugger, Profiler and Memory Analyzer
 - Access internal system information
 - Find bugs
 - Optimize compute performance
 - Minimize memory usage
- Windows, Linux and MacOS

- Proven mature product (6+ yrs)
- Widely deployed
 - 10k-s of users
 - Multiple industries

The screenshot displays the gDEBugger application window for 'GRTeaPot'. The interface includes a menu bar (File, Edit, View, Debug, Breakpoints, Tools, Help) and a toolbar with various debugging icons. The main workspace is divided into several panels:

- OpenGL Function Calls History:** Lists recent OpenGL calls such as `glUniform1fARB(1, 0.7)` and `glStringMarkerGREMEDY(Drawing scene objects)`.
- OpenGL State Variables:** A table showing current state variables:



OpenGL State Variable Name	Value
GL_VIEWPORT	(0, 0, 239, 239)
GL_PROJECTION_MATRIX	(2, 0, 0, 0) (0, 2, 0, ...)
GL_MODELVIEW_MATRIX	(1, 0, 0, 0) (0, 1, 0, ...)
- Calls Stack:** Shows the current call stack, including `GRTeapotOGLCanvas::drawScene` and `wxAppConsole::HandleEvent`.
- Properties:** Displays details for the selected `GL_PROJECTION_MATRIX` variable, showing its value as a 4x4 matrix.
- Performance Graph:** A line graph showing performance metrics over time, with a scale from 0 to 100.
- Counter Name Table:**



Counter Name	Value	Scaled Value
Frames/sec: Context 1	256	256 [1]
OpenGL calls/frame: Context 1	33	3 [Auto scale]
CPUs Average Utilization	59	59 [1]
- Debugged Process Events:** Lists events such as 'Process Run Started', 'Thread Created: 4948', and 'Thread Terminated: 4948'.
- Performance Dashboard:** A bar chart summarizing key performance indicators:

Metric	Value
Frames/sec...	255.9
OpenGL calls/...	33.0
CPUs Average...	59.1

GDBUGGER 6.0 (VISUAL STUDIO EXTENSION)

- Visual Studio 2010 extension
 - Native look and feel
 - Find bugs
 - Shortens development time
 - Minimize memory usage
- Includes all gDEDebugger's capabilities
 - OpenCL and OpenGL
 - Trace OpenCL API calls
 - Single step through OpenCL Kernels
 - Insert breakpoints into OpenCL kernels
 - View Kernel local variables, buffers & images






- Run-time OpenCL and DirectCompute™ profiler
- Identify bottlenecks and optimization opportunities
- Access GPU hardware performance counters for AMD GPUs
- Visualize timeline and API trace for an OpenCL program
- Display IL and ISA (kernel disassembly)
- Visual Studio 2008/2010 Plugin
- Command line version for Linux



APP KERNELANALYZER



Stream KernelAnalyzer - OpenCL

Function: AESDecrypt

```

5 unsigned char
6 galoisMultiplication(unsigned char a, unsigned char b)
7 {
8     unsigned char p = 0;
9     for(unsigned int i=0; i < 8; ++i)
10    {
11        if((b&1) == 1)
12        {
13            p ^= a;
14        }
15        unsigned char hiBitSet = (a & 0x80);
16        a <<= 1;
17        if(hiBitSet == 0x80)
18        {
19            a ^= 0x1b;
20        }
21        b >>= 1;
22    }
23    return p;
24 }
25
26 inline uchar4
27 sbbox(__global uchar * SBox, uchar4 block)
28 {
29     return (uchar4)(SBox[block.x], SBox[block.y], SBox[block.z], SBox[block.w]);
30 }
31
32 uchar4
33 mixColumns(__local uchar4 * block, __private uchar4 * galiosCoeff, unsigned int bw)
34 {
35     unsigned int lw = 4;
36     uchar x, y, z, w;
37
38     x = galoisMultiplication(block[0].w, galiosCoeff[(bw-1)bw].x);
39     y = galoisMultiplication(block[0].y, galiosCoeff[(bw-1)bw].x);
40     z = galoisMultiplication(block[0].z, galiosCoeff[(bw-1)bw].x);
41     w = galoisMultiplication(block[0].w, galiosCoeff[(bw-1)bw].x);
42     w = galoisMultiplication(block[0].w, galiosCoeff[(bw-1)bw].x);
43 }

```

Object Code: RadeonHD 4870 (RV770) Assembly

```

;----- Disassembly -----
00 ALU: ADDR(19) CNT(199) KCACHE0(CB0:0-15) KCACHE1(CB1:0-15)
0: MOV R1.w, 0.0F
1: LSHR R0.y, R0.w, (0x00000000, 1.121038771e+44f).w
2: RCP_UINT T0.w, KCO[1].x
3: SUB_INT R2.w, 0.0F, P81
4: MULHI_UINT T0.w, KCO[1].x, T0.w
5: ADD_INT T0.w, P84
6: CNDE_INT T0.w, P85, P85
7: MOV R6.w, 0.0F

```

Compiler Statistics (Using CAL 10.3)

Name	CPU	Scratch Reg	Min	Max	Avg	ALU	Fetch	Write	Est Cycles	ALU/Fetch	Bottleneck	Thread/Clock	Throughput
RadeonHD 4890	16	0	11.70	1078.50	241.19	485	11	6	241.19	2.67	ALU Ops	0.07	56 M Threads/Sec
RadeonHD 4770	16	0	14.63	1348.13	301.48	485	11	6	301.48	2.67	ALU Ops	0.05	40 M Threads/Sec
RadeonHD 4870	16	0	11.70	1078.50	241.19	485	11	6	241.19	2.67	ALU Ops	0.07	50 M Threads/Sec
RadeonHD 4670	15	8	16.75	1445.50	206.36	466	26	20	206.36	2.29	ALU Ops	0.04	29 M Threads/Sec
RadeonHD 4550	16	0	58.50	3392.50	766.36	485	11	6	766.36	5.40	ALU Ops	0.01	6 M Threads/Sec
RadeonHD 5870	19	0	10.30	2084.20	758.89	581	8	1	758.89	8.41	ALU Ops	0.04	36 M Threads/Sec
RadeonHD 5770	20	0	7.00	2032.90	646.31	546	8	1	646.31	7.15	ALU Ops	0.02	21 M Threads/Sec
RadeonHD 5670	20	0	14.00	4075.80	591.32	546	8	1	591.32	10.42	ALU Ops	0.01	10 M Threads/Sec
RadeonHD 5450	20	0	35.00	10174.50	742.67	546	8	1	742.67	16.20	ALU Ops	0.01	4 M Threads/Sec

Compiler Output

```

Warning:W000:Barrier caused limited groupsize

```

- Version of GPU ShaderAnalyzer tool targeting Accelerated Parallel Processing
- Statically analyze of OpenCL Kernels for AMD Radeon GPUs.
- Display compiled Kernels as IL or GPU ISA
- Display statistics from the AMD Kernel Compiler
- Estimate Kernel performance
- Includes support for previous 12 versions of Catalyst Driver



CODEANALYST PERFORMANCE ANALYZER



The screenshot shows the CodeAnalyst Performance Analyzer interface. The main window displays a performance report for a program named 'matrix_omp.exe'. The report is organized into a table with columns for 'Line', 'Source', 'Cod', 'CPU clocks', 'IPC', and 'DC miss rate'. The 'DC miss rate' column is highlighted with a red circle, and a red arrow points to it from the text 'Diagnose performance issues'. Another red circle highlights the values '146290 0.96' in the 'DC miss rate' column for line 96. The status bar at the bottom indicates '1 file, 1 function, 1 line, 1 instruction, 0.00% of shown samples, 0.00% of total samples'.

Line	Source	Cod	CPU clocks	IPC	DC miss rate
88	#endif		0	0	0
89	#ifdef PARALLEL		0	0	0
90	int i, j, k ;		0	0	0
91	#pragma omp parallel for private(j,...		0	0	0
92	for (i = 0 ; i < N ; i++) {		0	0	0
93	for (k = 0 ; k < N ; k++) {		0	0	0
94	for (j = 0 ; j < N ; j+...		38	1.05	0
95	matrix_r[i][j] = ma...		0	0	0
96	matrix_a[i][k] ...		146290	0.96	0.01
97	}		0	0	0
98	}		0	0	0

- Profiling suite to identify, investigate and tune code performance on AMD platforms

- Find time critical hot-spots

- C, C++, Fortran
- Java, .Net managed cod

- Diagnose performance issues


- Time based profiling
- Event based sampling
- Instruction based sampling

- Identify thread-affinity and core utilization problems

- Windows and Linux platforms



LINUX




AMD APP OPENCL FOR LINUX

- SDK 2.5

- Linux OpenCL SDK available
- gDEBuzzer
- LLVM optimization passes
- APP Profiler
- Code Analyst

- Multicoreware

- Parallel Path Analyzer
- Task Manager
- GMAC




- OpenCL


- Open standard
- Closed implementation




FUSION

A PATH TO THE FUTURE





OPENCL DRIVER STACK (NOW)



AMD user mode component




AMD kernel mode component

All other SW contributed by AMD or 3rd parties




OPENCL DRIVER STACK (FSA)



-  AMD user mode component
-  AMD kernel mode component
- All other SW contributed by AMD or 3rd parties



QUESTIONS?



Disclaimer & Attribution

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. There is no obligation to update or otherwise correct or revise this information. However, we reserve the right to revise this information and to make changes from time to time to the content hereof without obligation to notify any person of such revisions or changes.

NO REPRESENTATIONS OR WARRANTIES ARE MADE WITH RESPECT TO THE CONTENTS HEREOF AND NO RESPONSIBILITY IS ASSUMED FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

ALL IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE ARE EXPRESSLY DISCLAIMED. IN NO EVENT WILL ANY LIABILITY TO ANY PERSON BE INCURRED FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMD, the AMD arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. All other names used in this presentation are for informational purposes only and may be trademarks of their respective owners.

OpenCL is a trademark of Apple Inc. used with permission by Khronos.

© 2011 Advanced Micro Devices, Inc. All rights reserved.

